



环形正负电子对撞机
Circular Electron Positron Collider



中国科学院高能物理研究所
Institute of High Energy Physics Chinese Academy of Sciences



华中师范大学
CENTRAL CHINA NORMAL UNIVERSITY

Development of high granularity digital pixel sensors for the CEPC Vertex Detector

Yang ZHOU

on behalf of the CEPC VTX study group

21-24 January, 2019, IAS Program on High Energy Physics, Hong Kong

Outline

❖ **From physics driven requirements to sensor design specifications**

❖ **High granularity digital pixel prototypes for CEPC R&D**


- ❑ **JadePix2 & MIC4** in CMOS technology

- ❑ **CPV1/2:** in SOI technology

❖ **Summary and outlooks**

❖ **Acknowledgement**

Physics driven requirements



■ Efficient tagging of heavy quarks (b/c) and τ leptons:

Impact parameter resolution:
$$\sigma_{r\phi} = a \oplus \frac{b}{(p \cdot \sin^{3/2}\theta)} \mu m$$

a depends on single point resolution $\sigma_{s.p.}$ & on the lever arm


b depends on the distance between the innermost layer to IP and on the material budget

■ Design constrains on vertex (to achieve **a = 5**, **b = 10**, and **B = 3T**):

- Spatial resolution near the interaction point $\leq 3 \mu m$
- Material budget $\leq 0.15\% X_0/\text{layer}$
- First layer located at a radius $\sim 1.6 \text{ cm}$
- Detector occupancy $< 1\%$

Design goal: $\sigma_{sp} < 3 \mu\text{m}$

How to reach: $\sigma_{sp} < 3 \mu\text{m}$?⁺: either a small pixel size or more data information



Binary output & $< 18 \mu\text{m}$ pitch


Analogue output & $< 40 \mu\text{m}$ pitch

Spatial resolution vs pitch obtained from Mimosa* sensors @ IPHC

For CEPC: Binary output, with digitization electronics integrated into each pixel $< 18 \mu\text{m}$ pitch size

⁺J.Baudot, "An ILD vertex detector with CMOS sensor –status report", in Linear Collider Power Distribution and Pulsing workshop, LAL Orsay, May 2011.

Sensor design Specifications



Difficulty: meet all the specifications at the same time.

Promising technologies:

HR-CMOS pixel sensor

DEPFET

SOI pixel sensor

3D-IC

High granularity digital pixel prototypes for CEPC


Prototype	Technology	Pixel size (μm^2)	Collection diode bias (V)	Matrix size	R/O architecture
MIC4	0.18 μm HR-CMOS	25 \times 25	-1 – -6V	128 \times 64	Asynchronous
JadePix2		22 \times 22	1 – 10V	96 \times 112	Rolling shutter
CPV1/2	0.2 μm SOI	16 \times 16	< - 40 V	64 \times 64	

To achieve a **digital pixel size as compact as possible**, while maintaining other specifications (**power, speed**)

MIC4: technology

CMOS technology: TowerJazz 0.18 μm CIS process

- Quadruple well process, deep PWELL shields NWELL of PMOS: **full in-pixel CMOS**
- **Thick** ($\sim 20 \mu\text{m}$) and **high resistivity** ($\geq 1 \text{ k}\Omega\cdot\text{cm}$) **epitaxial layer**: more depletion
- *Thin gate oxide ($< 4 \text{ nm}$): robust to total ionizing dose*
- *6 metal layers: layout benefited*
- *Could be back-thinned down to $50 \mu\text{m}$*




- *Latest Mimosa series @ IPHC for STAR*
- *ALPIDE @ CERN for ALICE upgrade*



MIC4: overview

■ Chip overview:

- $3.1 \times 4.6 \text{ mm}^2$; 128×64 pixels
- 2 Pixel front-end versions,
- both two pixel versions *pitch size*= $25 \mu\text{m}$;
- Processing speed: data-driven asynchronous
 - 25 ns/pixel;
- Matrix Power:
 - $< 20 \text{ mW/cm}^2$;
- Data driven readout:
 - Real time readout
 - High speed data link of 1.2 Gbps



MIC4: in-pixel front-end



Version 1:


- Same structure as ALPIDE* (@CERN, for ALICE upgrade), with different parameters
- Peaking time $< 1 \mu\text{s}$, pulse duration $< 3 \mu\text{s}$, 110 nW/pixel (increased by a factor of 3)

Version 2:

- CSA based front-end, feedback capacitance 0.2 fF
- Peaking time $< 1 \mu\text{s}$, pulse duration $< 10 \mu\text{s}$, 50 nW/pixel

* Ref.: D. Kim et al., 2016 JINST 11 C02042

MIC4: readout architecture





- Data driven readout architecture:
 - Hit registered by the latch in each pixel;
 - 64 pixels as a group called “Super pixel”;
 - OR-gate chain inside each super pixel to do zero-suppression: two dimension projection (ADDRX & ADDRY) to identify the hit pixel;
 - Super pixels using AERD* structure to readout (same as ALPIDE)

*AERD readout scheme(Address Encoder Reset Decoder)

MIC4: test results



■ Pixels with FE version1:

- TN: $\sim 6 e^-$;
- FPN: $\sim 30 e^-$;



■ Pixels with FE version2:


- TN: $\sim 18 e^-$;
- FPN: $\sim 120 e^-$;



JadePix2: overview

■ Chip overview:

- $3 \times 3.3 \text{ mm}^2$; 96×112 pixels with 8 sub-matrix
- Two pixel versions: both *pitch size*= $22 \mu\text{m}$
- Processing speed: rolling shutter mode
 - 100 ns/row (version 1);
 - 80 ns/row (version 2);
- Power:
 - $3.7 \mu\text{A/pixel}$ (version 1);
 - $6.5 \mu\text{A/pixel}$ (version 2);
- Data:
 - Binary output: 16-to-1 serializer,
LVDS transmitter @160MHz clock
 - Analogue output: 4 column pixels for each version




Floorplan of JadePix2


	D1	A1	A2	D2	D3	A3	A4	D4
Diode size	$4 \mu\text{m}^2$				$8 \mu\text{m}^2$			
Design Version	2: Single-end		1: Differential		2: Single-end		1: Differential	
Matrix size: ①48 row×44 col. ②48 row×4 col. ③48 row×60 col.	①	②		③	①	②		③

JadePix2: in-pixel structures and operation timing


2 pixel versions: *in-pixel offset cancellation* and high precision comparator




Version 1: differential amplifier + latch



Version 2: two stage CS amplifiers + latch



Operation timing of pixel version 1




Operation timing of pixel version 2


JadePix2: test results 1/2

S-curve measured on pixel version 1:


$$\text{Total ENC} = \sqrt{29^2 + 11^2} = \sim 31 e^-$$



FPN: 1.08mV @input node ENC: $\sim 29 e^-$




TN: 0.4mV @input node ENC: $\sim 11 e^-$



JadePix2: test results 2/2



S-curve measured on pixel version 2:

$$\text{Total ENC} = \sqrt{29^2 + 5.5^2} = \sim 30 e^-$$



FPN: $53/52(G_a)=1.02mV$ @input node **ENC:** $\sim 29 e^-$


TN: $0.2mV$ @input node **ENC:** $\sim 5.5 e^-$



CPV: technology

SOI: LAPIS 0.2 μ m process


- Fully depleted sensor
- Full in-pixel CMOS
- 5 Metal layers
- High resistive substrate ($\geq 1 \text{ k}\Omega\cdot\text{cm}$).
- Could be back thinned down to 75 μm



Concerning about granularity

SOI pixel technology potential advantages:


- **Thicker sensitive layer:** *simplify the electronic design*
 - 2-3 times signal charges for MIP even after back thinning down to $\approx 50\mu\text{m}$
- **More compact layout:** *shrink the pixel size*
 - PMOS & NMOS transistor could be closer (no NWELL/PWELL used for transistors in SOI)




CMOS technology

CPV1: overview

- First digital pixel of **16 μ m** pitch size
- CS voltage amplifier, gain ~ 10
- Inverter as discriminator
- Threshold charge injected to sensing node
- Pixel array: 64*32 (digital) + 64*32 (analog)
- Double-SOI process for shielding and radiation enhancement
- Submitted June, 2015




CPV1 prototype layout: **3 \times 3 mm²**




Pixel schematic of CPV1

CPV1 digital pixel layout




CPV2: overview

- $3 \times 3 \text{ mm}^2$, with 64×64 pixel array, $16 \mu\text{m}$ pixel pitch
- Readout: rolling-shutter
 - $100\text{ns}/\text{row}$
- Protection diode added
 - Enable full depletion on sensor
- In-pixel CDS stage inserted
 - improved RTC and FPN noise
 - replaced the charge injection threshold
- Sensor thickness was thinned to $75 \mu\text{m}$
- Submitted June, 2016



CPV2 digital pixel layout






Pixel schematic of CPV2

CPV2: noise performances

- Full depletion confirmed with ^{55}Fe and Infrared laser respectively at $V_{\text{bias}} < -30\text{V}$
- Calibration with ^{55}Fe 5.9keV X-ray, $\text{CVF} = 123.3\mu\text{V}/e^-$
- Noise performances
 - TN: $\sim 6e^-$
 - FPN: $\sim 114e^-$; need to be improved.




Digital pixel array S-Curve





CPV2: laser position scan with different intensity

■ Scan across two adjacent digital pixels

- Step size: $1\mu\text{m}$
- Threshold is fixed at minimum value without noise hits
- Different beam intensity is used





Normalized response
= number of hit/number
of pulse





CPV2: spatial resolution by laser

- Responding position **reconstructed by Center of Gravity**; RMS value of residual distribution indicates its single point resolution




Residual distribution changes with beam intensity (threshold is fixed)



CPV2: spatial resolution by laser

- **Single point resolution** versus **signal charge**
 - Get the best resolution of $2.3\mu\text{m}$ at $\sim 3000e^-$ signal level



Summary

- A variety of pixel prototypes has been designed for CEPC R&D, on the specifications of high spatial resolution, low power and fast readout.
- Spatial resolution $< 3\mu\text{m}$ has been demonstrated on CPV2, with $16\mu\text{m}$ digital pixel pitch size;

Prototype	Technology	Pixel size (μm^2)	Collection diode bias (V)	Noise (e^-)	R/O architecture	Readout time (μs) for $\sim 1.5 \times 3.0\text{ cm}^2$
MIC4	0.18 μm HR-CMOS	25×25	-1 – -6V	~ 30	Asynchronous	$< 10\ \mu\text{s}$
JadePix2		22×22	1 – 10V	~ 30	Rolling shutter	$\sim 60\ \mu\text{s}$
CPV2	0.2 μm SOI	16×16	$< -30\text{ V}$	~ 114		$\sim 80\ \mu\text{s}$

Outlooks

- Explore novel readout scheme
- Design prototypes with large pixel matrix
- Radiation hardness study
- Explore 3D integration technology or new process with smaller feature size

Acknowledgments

IHEP Team:

J. Dong, Y. Lu, Q. Ouyang, Z. Wu, Y. Zhang, Y. Zhou, H. Zhu

CCNU team:

C. Gao, X. Huang, Y. Li, J. Liu, W. Ren, X. Sun, B. You, L. Xiao, P. Yang, D.
Zhang, L. Zhang, W. Zhou

Thanks for your attention!



Speed

	H(240)	W(160)	Z(91)
Hit density (hits · cm ⁻² · BX ⁻¹)	2.4	2.3	0.25
Bunching spacing (μs)	0.68	0.21	0.025
Occupancy (%)	0.08	0.25	0.23

Table 4.2: Occupancies of the first vertex detector layer at different machine operation energies: 240 GeV for ZH production, 160 GeV near W-pair threshold and 91 GeV for Z-pole.

size. Here we assume 10 μs of readout time for the silicon pixel sensor and an average cluster size of 9 pixels per hit, where a pixel is taken to be 16 × 16 μm². The resulting

Power

Vertex detector	Power dissipation	Cooling method	Material budget requirement/layer
Alice ITS	300 mW/cm ²	water	0.3%
STAR PXL	170 mW/cm ²	air	0.39%
ILD vertex	<120mW/cm ² (CPS and DEPFET)	air or N ₂	0.15%
	35W inside cryostat (FPCCD)	two-phase CO ₂	

Radiation tolerance

	H (240)	W (160)	Z (91)
Hit Density [hits/cm ² ·BX]	2.4	2.3	0.25
TID [MRad/year]	0.93	2.9	3.4
NIEL [10 ¹² 1 MeV n _{eq} /cm ² ·year]	2.1	5.5	6.2

Table 9.4: Summary of hit density, total ionizing dose (TID) and non-ionizing energy loss (NIEL) with combined contributions from pair production and off-energy beam particles, at the first vertex detector layer ($r = 1.6$ cm) at different machine operation energies of $\sqrt{s} = 240, 160$ and 91 GeV, respectively.

